Absfracf-An approach to the implementation of asynchronous and timing jitter insensitive data echo cancellation is described. This approach introduces a small amount of jitter in the transmitted data signal, or alternatively in the received signal sampling, and uses a simple digital phase-locked loop together with the storage of two sets of echo canceler coefficients. The effect of derived timing jitter on the echo cancellation accuracy is completely eliminated for a loop timed transceiver (as in a digital subscriber loop network termination transceiver), and is easily reduced to negligible levels for a nonloop timed transceiver (as in a digital subscriber loop line card transceiver or a voiceband data modem). In the case of a voiceband data modem, this approach is one method t o achieve asynchronous echo cancellation without the need to recover and resample a continuous-time far-end data signal.
I. INTRODUCTION
I N this paper we address the problem of designing an echo canceler (EC) for a full-duplex data transmission transceiver. Such an EC must achieve a high degree of accuracy, typically as high as 70 dB echo reduction in the worst case, and as a result, effects such as timing jitter and nonlinearities, which are not normally critical in data transmission systems, become very important. In this paper we specifically address the problem of timing jitter and its effect on the EC.
A full duplex data transmission system [ 11 is shown in Fig.  1 . Specifically shown is the case of a digital subscriber loop, where the two directions of data transmission must be synchronized. The transceiver which is in the central office is called the line termination (LT) transceiver, and the transceiver on the subscriber premises i s the network termination (NT) transceiver. The LT transceiver transmit clock is a master clock provided by the switch, or in some cases it may be a clock derived from a stable switch clock using a PLL. The timing of the data stream received from the switch is derived in the NT transceiver, and that timing is used to sample that same data stream at the output of the'hybrid. Since the data stream sent back toward the LT must be synchronous with the switch clock, the NT transmitter uses the same receive timing (socalled "loop timing"). Back at the LT, this data stream arrives with an arbitrary phase relative to the transmit clock, although the average frequency is guaranteed to be the same, and hence, the timing must also be derived here and used to sample the data stream at the output of the hybrid.
Timing jitter causes a reduction in the degree of EC accuracy in the EC at both ends, At the LT, any changing phase in the receive timing will cause the effective impulse response of the echo path to change slightly with time, and unless this change is very slow the adaptation of the EC may not be able to follow it. In addition, any jitter caused by PLL derivation of a transmit clock from the switch may result in a reduction in EC accuracy. At the NT, any receive timing jitter causes the transmit pulses to be jittered in identical fashion. Since past transmitted pulses had phase jitter, the effective echo impulse response also changes, since the echo signal is sampled with a delayed version of the same timing signal. In this case, very slow jitter does not have to be tracked by the EC, since it affects the transmitted pulse and received sampling in the same way. However, higher frequency jitter which causes significant deviation of the transmitted pulse phase during a time period which is on the order of the maximum echo delay to be canceled will cause a reduced EC accuracy.
There are several solutions to the problem of EC accuracy. One solution is to keep the timing jitter extremely small [2] . This is undesirable since it requires an analog PLL, which is difficult to design and realize. A digital PLL (DPLL) is easier to realize, but results in discrete jumps in phase which cause a temporary unacceptable reduction in the EC accuracy. Alternatives which use a DPLL must somehow compensate for the effect of phase jumps. One approach .is to use interpolation techniques in conjunction with choice of a particular line code [3] . Another approach is to design the frame format so that there are intervals of time where EC accuracy is less critical, and force the phase slips to occur. at the beginning of those times [4]- [7] .
The purpose of this paper is to show that the effect of timing jitter on the EC accuracy can be completely eliminated in the context of the simpler DPLL without any compromise in the choice of frame format or line code. The price that we pay is the storage of two sets of EC coefficients rather than one, and an increase in the complexity of the EC control mechanism. There is no increase in the EC computational requirements, nor in the rate of conversion of the data converters. Our technique can be used in both the LT and NT, and is compatible with both baud rate sampled EC's [8] and interleaved EC's [9] . Researchers at British Telecom have independently studied a technique similar to that proposed here [lo]-[12] . Rather than perform a direct adaptive interpolation of the echo response, as we do here, they add an additional adaptation loop to estimate the derivative of that 0090-6778/86/1200-1209$01 .OO 0 1986 IEEE response and then use that derivative to perform approximate interpolation.
Our proposed technique also results in a slight but controlled increase in the jitter in the received data stream. However, since this received data stream is much less sensitive to jitter than the EC (the signal-to-noise ratio which is acceptable is on the order of 20 dB rather than 70 dB), this is a very desirable tradeoff. Even this increased data jitter can be eliminated at the expense of doubling the EC computational requirements and D/A conversion rate, but this is unnecessary.
In brief, the technique proposed here should make it considerably easier to achieve the 70 dB EC accuracy objective, should greatly simplify the design of the timing recovery PLL, and on net should also result in an appreciable reduction in design complexity due to the elimination of the need for an analog PLL.
In Section I1 we describe the proposed technique. We also show how the technique is applicable to asynchronous EC, as in a voiceband data modem, enabling a simple and accurate interpolation to new phases as the relative transmit and receive phases slip with time.
ELIMINATING THE EFFECT OF TIMING JITTER
The proposed technique will be described in this section, first for the case where the two directions of full duplex transmission are synchronous, and then in Section 11-F for the asynchronous case.
A. Digital PLL
The basic principle of a DPLL is shown in Fig. 2 for the case of the NT transceiver. An independent crystal oscillator provides a stable clock with nominal frequency Nfb, where f b is the baud (symbol) rate. We assume that baud rate sampling is used [8], although the technique is easily extended to higher sampling frequencies. For baud rate sampling, the oscillator frequency is divided by N to obtain the basic frequency used for sampling the hybrid output, and also to determine the times to transmit the data symbols. Since the oscillator will have some small frequency offset from the similar clock provided at the switch, a programmable divider allows a count which is occasionally N -1 or N + 1, which provides a slip in phase by a time interval l/Nfb. By controlling the interval between these slips, the frequency can be adjusted over the range
A timing circuit estimates the direction in which the phase of the receive sampling clock should slip so as to maintain synchronism with the received data stream. When a slip in one direction or the other is indicated, the control circuit causes both counters to count by N -1 or N + 1, depending on the desired direction of a slip. By forcing the same number and direction on the slips applied to the transmit and receive clocks, even if they are not precisely at the same time, the transmitted data stream is forced to be synchronous (albeit with a small phase jitter) to the receive data stream.
If we ignore the problem of the jitter effect on the EC, the nominal divide ratio can be chosen strictly on the basis of the effect of-the phase jumps on the received data stream. The allowable phase jitter of the sampling clock depends on the horizontal eye opening, which in turn depends on the excess bandwidth. A jitter on the order of 3 percent of one baud interval should be quite tolerable, so that we might consider letting N = 32. If the maximum required frequency offset is one part in lo5, which should be easily obtainable with an inexpensive crystal oscillator, then in the worst case a slip will be required every 3 125 baud intervals. The fact that these slips are very infrequent will be important in the sequel. Unfortunately, the DPLL phase slips cause a temporary reduction in EC accuracy, as illustrated in Fig. 3 , which shows the received sampling phase and transmit phase before and after one of these slips. Plotted on the vertical axis is the chosen phase out of N possibilities. The receive and transmit phase slip together, since synchrony between the two clocks is desired for loop timing. The effective impulse response of the echo depends on the relative transmit and received phase (not the absolute phases). If the EC has a memory of L baud intervals, then the EC accuracy is affected by the L past transmitted pulse phases and the current received sampling phase. Following the slip, the relative phases of the received sampling and the most recently transmitted pulses are the same as before the slip, and therefore the EC can accurately cancel the echo, due to these most recently transmitted pulses using the same coefficients as before the slip. The pulses transmitted earlier, however, enter the echo with a different phase and, hence, are less accurately canceled. The problem goes away after L baud intervals, however, since by then all the transmitted pulses within the memory of the EC have the correct phase relative to the received sampling.
Since the impact.on EC accuracy is transient, one approach to jitter insensitive EC is therefore to force all slips to occur during a period of time where EC accuracy is not critical [4]-[6]. This requires a modification to the frame format, and an undesirable increase in the baud rate, which can be avoided using the technique proposed here.
B. Controlled Asynchronous Echo Cancellation
Given the configuration of receive phases k and j . This, of course, depends on the fact that the EC knows the values of k and j . The DPLL realization is fundamentally capable of achieving a higher accuracy of EC than the analog PLL.
Unfortunately, for a given maximum canceled echo delay, the scheme just described would increase the memory required for storage of the EC coefficients by a factor of N. This is because the echo response samples are required at a rate N times as great as normally required in a baud rate EC. We will show momentarily how this penalty of N can be reduced to only 2 . First, however, note that the scheme does not increase the computational requirements of the EC. While the EC stores N sets of coefficients, one for each of the N possible relative transmit and receive phases, it need only calculate the echo replica once for each receive sample. It must keep track of the past transmitted phases, and use the appropriate coefficient for each delay. Also, since it can only update the coefficients that it uses in the calculation of the echo replica, the speed of convergence will be slowed. In fact, for a looptimed transceiver there will be no opportunity to adapt the coefficients of the many relative phases which never occur, but for the same reason, neither must these phases be stored.
C. Limiting the Memory Penalty
Since the transmit and receive phases are controlled together in the NT, in fact it is not necessary to store and update N sets of EC Coefficients'. We will now show that two sets of coefficients will suffice.
The objectives that we must keep in mind are threefold. 1) We must store all the EC coefficients required to precisely cancel the echo for all possible relative transmit and receive phases.
2 ) We must have an opportunity to regularly adapt all the coefficients which are stored, so as to track accurately any time variation in the echo response due to changes in line temperature, etc.
3) We must be able to slip the phase in both directions.
The following approach will accomplish all these objectives. At the expense of a slight coctrolled jitter in the transmit data stream, or alternatively in the receive sampling, we can allow the EC to continuously adapt to two echo responses with adjacent phases. When a slip in one direction or the other is required, we specify a control policy for the sequence of transmitted and received phases which ensures that the two estimated echo responses are all that is required to precisely cancel the echo.
There are two variations on the technique we propose: one alternates the phase of the transmitted pulses, and the other alters the phase of the receive sampling. We explain the Finally assume that the EC stores and adapts two sets of coefficients, one for each of the two transmitted phases. Let go, g1, g2, * -. , be the set of coefficients of the EC for transmitted phase k and receive phase j , and let ho, h i , h2, * * be the set of coefficients for transmit phase k + 1 and receive phase j . These two sets of coefficients are illustrated in Fig. 4 for a portion of an echo pulse response. The echo replica calculation then uses a set of coefficients which alternates between the two sets of stored coefficients, since the transmit phases were alternated. Specifically, for the baud intervals where phase k was transmitted, the EC uses as its echo response for the purpose of calculating the echo replica go, hl, g2, h3, g4, ..* and for baud intervals where the transmitted phase was k + 1, the replica is calculated using the coefficients ho, g l , h2, g3, h4, * * In each case the replica is precise, independent of the transmitted phase jitter. Furthermore, the EC updates, using the cancellation error, whichever coefficients it uses in the calculation of the echo replica. In this fashion, each coefficient is updated precisely every second baud interval. This is why we alternated the transmit phases-to give an opportunity to update both sets of coefficients, thereby tracking any time variation of the echo response.
When the timing recovery circuit indicates a phase slip in the receive sampling is required, say in the direction from phase j to j + 1, then we must adjust the transmit phase in the same direction to maintain synchronism between the transmit and receive data streams. Thus, after the slip the transmit phase should be alternating between phases k + 1 and k + 2 , in which the two sets of coefficients for receive phase j + 1 will be the same as before the slip, since the relative phases are unchanged. The phase of the transmit pulses and the receive sampling are plotted in Fig. 5 before the phase slip and after the slip. Note in both cases the alternating phase of transmitted pulses and the constant phase of receive sampling.
The transition from receive phase j to j + 1 requires some care to avoid the need for a new set of coefficients to maintain precise cancellation. The solution to this problem is also shown in Fig. 5 . When the need for a slip is detected, we do not slip the receive sampling phase immediately. Before the receive phase is slipped, the transmit phase must be held constant at k + 1 for L -1 baud intervals, where L is the maximum delay of cancellation. At the end of this interval, the receive phase is slipped, and the transmit phase resumes its alternation, this time between phase k + 1 and k + 2 . The period of constant phase ensures that the transmit and receive phases of k , k + 1, and k + 2 do not all appear within the memory of the EC at the same time, which would require three sets of coefficients instead of two.
Similarly, a slip in phase of @e receive sampling from j to j -1 simply requires that the transmit phase be held constant at k for L -1 baud intervals, and then begin alternating between phases k and k -1 at the same time that the receive sampling phase is slipped.
A variation on the technique just described is to hold the transmit phase constant and continuously alternate the receive sampling between the two phases (just as in the lead-lag timing recovery technique [ 131). The sequence of transmit and receive sampling phases corresponding to a phase slip is shown in Fig. 6 . When the need for a slip is detected by the phase detector, the transmit phase is immediately slipped, but the receive sampling phase is temporarily held constant for the memory of the EC to avoid the introduction of a third relative phase. The receive sampling phase then resumes its alternation. The reader can verify that the relative phase between the transmit pulses and the current receive sampling assumes only -two values throughout the phase slip.
Note that for both variations, each slip event actually takes approximately L baud intervals to achieve. This implies that the maximum rate of slip events is limited, with a limit that becomes more stringent as the length of the EC increases. Fortunately, as indicated earlier, for even modest clock accuracy requirements the worst case (shortest) interval between slips is very long. This is because the timing recovery circuit is not tracking actual phase jitter on the incoming data stream, but is tracking a small and nearly constant clock frequency offset.
Finally, it should be mentioned that the scheme just described requires a relatively complicated control to determine which set of coefficients to use during a phase slip. However, it is not necessary to alternate the phase between two phases on adjacent samples in the steady state. The alternation can occur less frequently, for example, once every L samples, which will simplify the control since the phases during a slip and in the steady state follow similar trajectories. 
D. Canceler Convergence
Since each coefficient of the EC is only updated or adapted every second baud interval, the speed of convergence of the EC will be reduced by a factor of 2 . This will present a problem only during the initial convergence at startup, since the steady-state variation of the echo response will be very slow. During startup, the following modification is suggested.
The difference between the gj and hi coefficients will be very slight, since they represent the samples of the echo response at slightly different phases. Therefore, during startup, simply require that the two sets of coefficients be equal to one another. When one coefficient is changed, then the other is changed by the same amount. (Equivalently, the deliberate jittering of the transmitted pulses or receive sampling can be suspended during timing acquisition.) The EC will then converge at the same rate as a conventional EC until the point at which the phase jitter becomes the limiting factor in the achievable EC accuracy. At this point, the EC can revert to the algorithm previously described.
E. Line Termination Transceiver
The scheme as described thus far applies only to the NT transceiver, which is loop timed to the received data stream. For this case the transmit phase is slaved to the receive phase, and therefore, the relative phase stays constant or almost constant. The approach described in Section 11-C ensures that there are always just two relative phases between the transmitted symbols and received undesired interference or echo signal within the memory of the EC.
For the case of the LT transceiver, there are two cases to consider. The first case is where the crystal oscillator is replaced by a clock supplied by the switch, and this clock is jitter free or has only very low-frequency jitter components. The second case is where the LT transmit clock is derived from a switch clock using a PLL, in which case there is jitter on this clock (particularly if it is a DPLL). In either case the situation is still essentially as depicted in Fig. 2 , but with two important distinctions.
1) The transmitted symbols must be synchronous with the switch clock, and therefore, while we are free to vary the countdown ratio from its nominal value of N, thereby introducing a slight amount of jitter on the transmit data stream, we can do so only if every count by N + 1 is accompanied by another count by N -1, or vice versa, thereby keeping a constant average phase.
2) The incoming data stream is on the average synchronous with the transmitted data stream, since the remote NT transceiver is loop timed. The phase of the incoming data is unknown in advance, and depends on the precise propagation delay from LT to NT and back. This propagation delay will vary slightly with changes in cable temperature, but these changes will be very slow, on the order of hours or days. There may also be a small jitter on the incoming data stream introduced by a phase-locked LT transmit clock or by the loop timing in the NT. From the perspective of received data detection, it should not be necessary to track this jitter.
One alternative we have here is to hold both transmitter and receiver countdown ratios constant, thereby allowing the sampling phase to be fixed over time but indeterminate relative to the phase of the received data stream. This approach will be suitable if the sampling rate is actually double the baud rate and fractionally spaced linear equalization [14] is used in the receiver, in which case the sampling phase can be arbitrary relative to the received data signal with little or no penalty in SNR after equalization. With this approach there will be no relative phase jitter between transmitter and receiver if the LT transmit clock is jitter free, and EC accuracy is not compromised. If the transmit clock is derived by a DPLL from the switch clock, then the situation is essentially the same as in the loop timed NT, and the same technique can be used.
For the remainder of this section, consider the alternative where either baud rate sampling is used in order to minimize the EC complexity, or a higher sampling rate without fractionally spaced equalization is used. This implies that we must adjust the received sampling phase to adjust for the arbitrary phase of the incoming data stream. Since the received data phase is nearly constant with time, the countdown ratio in the receiver can, in steady state, be held constant at N , except for an infrequent value of N + 1 or N -1 to account for propagation delay changes. However, during the initial acquisition of receive timing, frequent adjustments of phase will be required before the steady-state phase is acquired.
These considerations imply that at the LT transceiver we must be prepared to change the relative phase of the transmitted and received data streams, albeit very infrequently in the steady state. In principle, then, we must be prepared to learn all N echo impulse responses, corresponding to the N received sampling phases, and not just two as in the NT transceiver. The transmit and receive sampling phases for this case are plotted in Fig. 7 . The transmit phase can alternate as before, but when the receive sampling slips in phase, the transmit phase cannot also be slipped to hold the relative phase constant. As a result, each time the receive sampling slips, this introduces a new relative phase.
Let us see whether we can take advantage of the infrequent updates in phase to learn the new phases as we need them, rather than storing them perpetually. Refer back to Fig. 4, where the echo response r ( t ) to a single transmitted pulse is shown. Using the technique described in Section 11-C, two phases of this response separated by l / N f b seconds can be learned, updated, and held in memory. As before, we denote these two phases by gk and hk. When it is required to slip the relative phase between transmitted data and receive sampling, inevitably a third phase of the echo response will enter the picture, which we have devoted by f k . bepending on whether it is desired to advance or retard the phase, f k may correspond to a sample just prior to or just after the g k and hk. For simplicity we treat only the latter case, as shown in Fig. 4 .
We can attempt to interpolate f k from the known samples as a method of avoiding storing all sampled phases of the echo response. In all cases of interest, the transmitted pulse will be band limited to f b Hz, but (again for baud rate sampling) not band limited to f b / 2 Hz. For this case, we can in principle recover the f k exactly since we have two samples per baud, even though they are not uniformly spaced [ 151. Furthermore, the fact that the interpolated samples are close to the available samples should make our job .easier.
Assume that the transmitted pulses are band limited to
(1 + aVb/2, where 0 < a < 1 is the fractional excess bandwidth of the data transmission system, and furthermore, that the sampling rate for the EC is nominally equal to the baud rate f b . Then it is shown in the Appendix that a very accurate interpolation of f k can be performed by the method of Fig.  8(a) , where the g k and hk are applied to two filters Fl(ejx) and F2(ejx) and the outputs are summed. The interpolated samples f k can be exactly determined by this configuration and very accurate approximations can be obtained by low-order FIR filters. The required order of filter depends on the values of N and a, but three-tap FIR filters will suffice in most circumstances for N = 64, and five-tap filters may be required for N = 32. The adequacy of this simple filter is due to the fact that the interpolated sample and the two samples being used as the primary basis for the interpolation are so closely spaced in time. Any residual interpolation error will be corrected by the subsequent adaptation of the EC.
This interpolation introduces an additional computation every time a slip to a new relative transmit-receive phase is required. However, since in most circumstances the echo response is not expected to change over the period between slips, this computation need not be performed all at once, and need not appreciably affect the overall computation rate. Furthermore, if fractionally spaced equalization is used, it is not needed at all.
F. Voiceband Data Transmission
The conventional voiceband data modem requires that the two directions of transmission be asynchronous. Specifically, the transmitted data stream is synchronous with the local clock, and not locked to the received data stream, which was generated by an independent clock. In this respect, the voiceband data modem is similar to the line card digital subscriber loop transceiver with baud rate sampling, in that phase slips in the receive timing are required. A second difference is that the sampling rate is likely to be at least twice the baud rate, corresponding to the a = 0 interpolation filter design described in the Appendix.
The technique which has been proposed for the subscriber loop application should be directly applicable to the voiceband modem. The differences are that a larger N can be used (since the baud rate is lower), simplifying the interpolation, but the worst-case clock offset is larger (resulting in more frequent slips). Due to the more frequent slips, it may not be necessary to alternate the transmit phase, but rather it can be held constant. For this case, the appropriate EC coefficient will depend only on the current (instantaneous) receive sampling phase, simplifying the control policy considerably. The EC coefficients for each new phase can be interpolated using 'the previous two phases as described in the Appendix. A remaining question is whether the EC can adapt quickly enough to overcome the accumulating interpolation error.
There are other approaches to the asynchronous EC problem for the voiceband data modem, including interpolation of the far-end signal by reconstruction of a continuous- time signal and resampling, interpolation in the sampled-data domain, and the adaptation of a fractionally spaced equalizer to the changing sampling phase using techniques similar to those described here.
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. CONCLUSIONS A conceptually simple and easily implemented scheme for using a DPLL in timing recovery for a synchronous full duplex data transmission system has been demonstrated. In addition to allowing the use of the simpler DPLL technique, this scheme also completely eliminates the timing jitter as a limitation to the degree of EC enhancement which can be obtained. The practical significance of this is that the design of the timing recovery circuit is greatly simplified, and the design of the EC and data converters is also simplified, since a greater impairment from sources such as nonlinearities can be tolerated.
It is interesting that a similar scheme of alternating the . sampling phase, called lead-lag sampling, has been proposed in the context of mean-square timing recovery [ 131, [16] . ,Lead-lag sampling may therefore serve the dual purpose of increasing EC accuracy and providing a robust method of baud rate timing recovery.
The price to be paid in this scheme is the extra memory required to store a second set of EC coefficients. This memory may be significant in some cases, and should be minimized by tricks such as storing the difference between the coefficients rather than the second set of coefficients, since this difference will have a m,uch smaller dynamic range. An additional cost is the more complicated control circuitry for choosing the proper EC coefficients during a phase slip, although this cost can be minimized by choice of the control policy. Another issue which has not been addressed here is the combination of this technique with the several proposed approaches to nonlinear EC [12] .
APPENDIX
If the transmitted pulses are band limited to (1 + a!)fb Hz, then the echo pulse response r(t) is similarly band limited, and the Fourier transform of its samples at the baud rate is given by This Fourier transform displays the aliasing which is inherent in sampling at less than the Nyquist rate.
Taking into account the Fourier transforms of the three signals shown in Fig. 8(a) , two known and, the third to be generated given by (l), we get for the region where R((2x -X)fb) = 0 and for the region where there is aliasing distortion,
We have some leeway in the low-frequency region since the two filters are not unique, and we can use that leeway to ensure that the filter has no phase discontinuities.
This establishes that the configuration of Fig. 8(a) can do an exact interpolation. The solution can be cast in the form of Fig. 8(b) , where there are two delay filters, and the difference signal is filtered by F(ejA), which is an arbitrary filter for 0 < X < (1 -a)x, and is over the frequency band where there is aliasing. Since F(ejx) is an all-pass filter at aliasing frequencies, it is natural to assume that it is all-pass at all frequencies, where This form of the interpolation filter is shown in Fig. 8(c) .
that the two filters are given approximately by Note that for large N the angles O(X) and y(X) are small, so
Fl ( e j x ) = -1 (9)
F2( e j X )
= 2 which is interestingly a linear interpolation from gk and hk to fk. (In fact, for this case it is, strictly speaking, an extrapolation, but we call it an interpolation in anticipation of the more complicated filters to be derived which perform a true interpolation.) For sufficiently large N we would expect this linear interpolation to have sufficient accuracy. The desirable accuracy would be an interpolation error which is approximately 60-80 dB lower than the echo signal level (depending on the EC accuracy objective), for this would result in an interpolation error which is small relative to the normal error introduced by finite precision effects and the adaptation of the EC. ' For the digital subscriber loop with a baud rate of 160 kbits/s, the practical limit on N would be about 6 4 , which corresponds to a 20 MHz clock (for voiceband data the practical value of N would be much larger, since the baud rate is more than an order of magnitude smaller). It is easy to calculate the interpolation error, which for any particular filters F,(ejx) and Fz(ejx) has a Fourier transform where have the interpretation as the transfer functions from the echo pulse response r(t) to the interpolation error for, respectively, the low and aliased high frequencies in the echo pulse. The magnitudes of these two transfer functions in decibels are plotted in Fig. 9(a) for the simple linear interpolator and N = 64. The upper plot is the interpolation loss at input frequencies below half the sampling rate ( -20 loglo (lEl(ejx)l) ), while the lower plot is the loss experienced by the aliased frequencies in the echo pulse ( -20 loglo ( IE2(ejx))l) ). One way to think of these plots is in terms of .an input sinusoidal echo pulse, and as the frequency increases, the loss to interpolation error follows the upper curve, and then as the .frequency exceeds the half sampling rate, it aliases back down below the half sampling rate and follows the lower curve. The two curves meet at the half sampling rate because there is no discontinuity in the interpolation error as the, input frequency passes through the half sampling rate. The linear interpolation is clearly not adequate unless we are willing to allow a large decrease in the EC accuracy immediately following the slip in phase until the EC coefficients are allowed to readapt to the new phase. One approach that was tried to improve the interpolation accuracy was to use the Lagrange interpolation formula to derive higher order interpolators which include gk-1, gk+ 1, and so foith in the interpolation. This approach was not found to introduce an appreciable improvement because it does not directly take into account the aliasing distortion.
An alternate approach which worked beautifully was to design FIR filters to' directly approximate the desired responses of (6) and (7). In particular, to ensure that the phase was smooth and had no discontinuities, for a given CY the phase was chosen to be e(x) =
If
This choice ensures that the phase and the derivative of the phase are continuous at all frequencies, making the response easy to approximate accurately even with a low-order FIR filter. Note also from (6) and (7) that, fortuitously, the phase is continuous at X = T .
For the filters of (7), (8), and (1 l), the actual FIR approximation to the transfer functions 'Fl(ejx) and F2(ejx) were calculated using the frequency sampling method The resulting design reduces the interpolation error dramatically even for small values of &f. For example, the interpolation error for the same value N = 64 is shown in Fig. 9 Fig. 9(b) ,'a! = 0.25 in Fig. 9(c) , and CY = 0 in Fig. 9(d) . The latter case of no excess bandwidih would be appropriate if the sampling rate actually exceeded the Nyquist rate; for example; if the Gampling rate were twice the baud rate. As CY decreases, the minimum EC enhancement improves, as one might expect. The EC enhancement is inadequate for the aliased frequences between 0 and (1 -CY)?, but recall lhat the transmitted data signal and, hence, the echo pulse does 'not incldde these frequency components. W i l e the interpolation error is probably adequate for M = 1, 'the interpolation error decreases dramatically for larger values of M . -This can be, exploited to reduce the value of N , which is related to the clock frequency, at the expense of additional computational complexity for the interpolation. For example, the case N = 32, A4 = 2, and a! = 0.5 isshown in Fig. 9(e) . The coefficients of all the filters plotted in Fig. 9 are given in Table I .
The actual total interpolation error depends on the spectrum of the echo pulse. As an example, the interpolation error was calculated in the time domain, using some of the filter designs given in Table I , for a raised cosine received echo pulse with the same excess bandwidth as assumed in the FIR filter desigq.
The results are shown in Table II . The tradeoff between Nand M is clearly displayed in this table. 
